Senior IC Package Design Engineer
|
Technical Futures.
Reading
A Senior Package Design Engineer with extensive hands-on experience using Cadence APD/Allegro tools, experience with Ansys/AutoCAD and SI/PI Simulation tools will join a thriving Semiconductor scale-up enabling the build of scalable, energy efficient AI systems Worldwide. The Senior Package Design Engineer will undertake all package design activities with cross functional team collaboration... |
View salary & More Info |
|
7 hours ago
|
|